Suche einschränken:
Zur Kasse

Design Space Exploration of Network-on-Chip at System level

Jena, Rabindra Kumar

Design Space Exploration of Network-on-Chip at System level

About the Book: The goal of this text is to help students, researchers and academicians, who are working in the field of CAD for VLSI. Network-on-Chip(NoC) has been recently developed as an on-chip communication solution for System-on-Chip(SoC) design. This paradigm supports various communication resources at a time and overcomes the limitations of bus-based System. Design space exploration methodology at system level reduces the time-to-market pressure of the large and complex systems. On the other hand, design space exploration at system level is a combinatorial optimization problem. So, multi-objective Genetic Algorithm has been considered as an optimization tool for the design space exploration task. This book provides detailed methodology/algorithms to explore the design space of NoC at System Level using Genetic Algorithm. This book is the outcome of my PhD work. I hope this book will help all stake holders for extensive research in the field of NoC at System level.

CHF 77.00

Lieferbar

ISBN 9783847320050
Sprache eng
Cover Kartonierter Einband (Kt)
Verlag LAP Lambert Academic Publishing
Jahr 20120111

Kundenbewertungen

Dieser Artikel hat noch keine Bewertungen.