A methodology for using domino logic in an ASIC design flow for graduate students, researchers, and circuit designers in industry.